It appears you don't have support to open PDFs in this web browser. To view this file, Open with your PDF reader
Abstract
III-V semiconductor nanowires deterministically placed on top of silicon electronic platform would open many avenues in silicon-based photonics, quantum technologies and energy harvesting. For this to become a reality, gold-free site-selected growth is necessary. Here, we propose a mechanism which gives a clear route for maximizing the nanowire yield in the self-catalyzed growth fashion. It is widely accepted that growth of nanowires occurs on a layer-by-layer basis, starting at the triple-phase line. Contrary to common understanding, we find that vertical growth of nanowires starts at the oxide-substrate line interface, forming a ring-like structure several layers thick. This is granted by optimizing the diameter/height aspect ratio and cylindrical symmetry of holes, which impacts the diffusion flux of the group V element through the well-positioned group III droplet. This work provides clear grounds for realistic integration of III-Vs on silicon and for the organized growth of nanowires in other material systems.
The ability to place perfectly aligned vertical nanowires at chosen positions on a silicon substrate is an important challenge in device fabrication. Here, the authors propose a mechanism to explain self-catalyzed III-V nanowire growth on silicon, providing valuable insights for growing high yield nanowire arrays.
You have requested "on-the-fly" machine translation of selected content from our databases. This functionality is provided solely for your convenience and is in no way intended to replace human translation. Show full disclaimer
Neither ProQuest nor its licensors make any representations or warranties with respect to the translations. The translations are automatically generated "AS IS" and "AS AVAILABLE" and are not retained in our systems. PROQUEST AND ITS LICENSORS SPECIFICALLY DISCLAIM ANY AND ALL EXPRESS OR IMPLIED WARRANTIES, INCLUDING WITHOUT LIMITATION, ANY WARRANTIES FOR AVAILABILITY, ACCURACY, TIMELINESS, COMPLETENESS, NON-INFRINGMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. Your use of the translations is subject to all use restrictions contained in your Electronic Products License Agreement and by using the translation functionality you agree to forgo any and all claims against ProQuest or its licensors for your use of the translation functionality and any output derived there from. Hide full disclaimer
Details


1 EPFL, Laboratory of Semiconductor Materials, Institute of Materials, Lausanne, Switzerland (GRID:grid.5333.6) (ISNI:0000000121839049)
2 EPFL, Laboratory of Semiconductor Materials, Institute of Materials, Lausanne, Switzerland (GRID:grid.5333.6) (ISNI:0000000121839049); MIT, Departments of Materials Science and Engineering, Cambridge, USA (GRID:grid.116068.8) (ISNI:0000 0001 2341 2786)
3 MIT, Departments of Materials Science and Engineering, Cambridge, USA (GRID:grid.116068.8) (ISNI:0000 0001 2341 2786)
4 ITMO University, St Petersburg, Russia (GRID:grid.35915.3b) (ISNI:0000 0001 0413 4629)
5 EPFL, Laboratory of Semiconductor Materials, Institute of Materials, Lausanne, Switzerland (GRID:grid.5333.6) (ISNI:0000000121839049); EPFL, Institute of Physics, Lausanne, Switzerland (GRID:grid.5333.6) (ISNI:0000000121839049)