Assessing Individual Performance Within A Team Using Peer Evaluations

Abstract

NOTE: The first page of text has been automatically extracted and included below in lieu of an abstract

[6] Hartman, D.; Larson, D; Design4Practice, Invited Paper, Proceedings, The 28th Annual Israel Conference on Mechanical Engineering, Ben-Gurion University of the Vegev Beer-Sheva, Israel, June 14-15, pp. 419-423. [7] Campbell, S.; Colbeck, C. L.; Teaching and assessing engineering design: A review of the Research, Proceedings, American Society for Engineering Education (ASEE) Annual Conference and Exposition, v 1, Session 3530, p 7PP, 1998. [8] Larson, D.; Tester, J.; Wecker, S.; Brauer, E.; The Practice and Process of Engineering Design Through Robotics, EGR 286 Engineering Design II – The Process, AAAI Spring Symposium on Robotics and Education, March 2001, Palo Alto, CA. [9] Kaufmann, D.; Felder, R.; Fuller, H.; Peer Ratings in Cooperative Learning Teams, Proceedings, American Society for Engineering Education (ASEE) Annual Conference, Session 1430, 1999. [10] Ohland, M.; Layton, R.; Comparing the Reliability of Two Peer Evaluation Instruments, Proceedings, American Society for Engineering Education (ASEE) Annual Conference, Session 3530, 2000. [11] Layton, R.; Ohland, R.; Peer Ratings Revisited: Focus on Teamwork, Not Ability, Proceedings, American Society for Engineering Education (ASEE) Annual Conference, Session 2230, 2001. [12] Friar, Les; Student Peer Evaluations Using the analytic Hierarchy Process Method, 1995 Frontiers in Education Conference Proceedings, November 1-4, 1995, Atlanta, GA.

JERRY M. HATFIELD Jerry Hatfield is an Associate Professor of Electrical Engineering at Northern Arizona University. He is a graduate of the University of California (BSEE) and of the University of Southern California (MBA) and is a registered professional engineer. His areas of interest include freshman programs, multi-disciplinary design, computer aided instruction and testing, computer aided instrumentation systems, and analog and digital circuit design.

JOHN T. TESTER John Tester is an Associate Professor of Mechanical Engineering at Northern Arizona University. He received his doctorate in Industrial & Systems Engineering at Virginia Tech. Prior to his academic career, he was a Mechanical Engineer at the telecommunications firm, Amtech Systems; he also served as an engineering officer in the U.S. Air Force. His interests include design, advanced manufacturing, renewable energy and engineering education.

Proceedings of the 2004 American Society for Engineering Education Annual Conference & Exposition Copyright 2004, American Society for Engineering Education