Content area

Abstract

The article discusses the design stages of very large-scale integrated circuits (VLSI) and the features of the procedure for verifying complex-functional VLSI blocks. The main approaches to microcircuit verification procedures are analyzed to minimize the duration of verification cycles. In practice, a combination of several approaches to verification is usually used.

Details

1009240
Location
Title
Verification methods for complex-functional blocks in CAD for chips deep submicron design standards
Publication title
Volume
376
Source details
International Scientific and Practical Conference “Environmental Risks and Safety in Mechanical Engineering” (ERSME-2023)
Publication year
2023
Publication date
2023
Section
I Environmental Risks and Safety in Mechanical Engineering
Publisher
EDP Sciences
Place of publication
Les Ulis
Country of publication
France
Publication subject
ISSN
25550403
e-ISSN
22671242
Source type
Conference Paper
Language of publication
English
Document type
Conference Proceedings
Publication history
 
 
Online publication date
2023-03-31
Publication history
 
 
   First posting date
31 Mar 2023
ProQuest document ID
2793408499
Document URL
https://www.proquest.com/conference-papers-proceedings/verification-methods-complex-functional-blocks/docview/2793408499/se-2?accountid=208611
Copyright
© 2023. This work is licensed under https://creativecommons.org/licenses/by/4.0/ (the “License”). Notwithstanding the ProQuest Terms and conditions, you may use this content in accordance with the terms of the License.
Last updated
2025-03-28
Database
ProQuest One Academic