Low complexity, high -speed VLSI architectures for error correction decoders
Chen, Yanni.
University of Minnesota ProQuest Dissertations & Theses, 2003. 3092732.
Document Preview
Copyright information
Database copyright ProQuest LLC; ProQuest does not claim copyright in the individual underlying works.
Access to the complete full text
This is a short preview of the document. Your library or institution may give you access to the complete full text for this document in ProQuest.
Alternatively, you can purchase a copy of the complete full text for this document directly from ProQuest using the option below: