Content area
This paper addresses the issues of logical allocation state constraints, invalid state switching, and program redundancy in the software design process of the signal processor in the T-type three-level inverter. It combines the importance and advantages of modular thinking in software design to propose a solution method for software modularization based on functional analysis and hierarchical module division. The article presents simulation tests and experimental results of the software modularization of the T-type three-level inverter implemented based on FPGA/CPLD chips, validating the feasibility and effectiveness of this design approach.