- Scholarly Journal
DMR-SCL: A Design and Verification Framework for Redundancy-Based Resilient Asynchronous Sleep Convention Logic Circuits
PDF
CiteCite
Copy URL
https://www.proquest.com/scholarly-journals/dmr-scl-design-verification-framework-redundancy/docview/3176377897/se-2?accountid=208611
PrintAll Options