- Scholarly Journal
Hardware Accelerator Design by Using RT-Level Power Optimization Techniques on FPGA for Future AI Mobile Applications
PDF
CiteCite
Copy URL
https://www.proquest.com/scholarly-journals/hardware-accelerator-design-using-rt-level-power/docview/3244013093/se-2?accountid=208611
PrintAll Options