Content area
High-speed signal processing is crucial for increasing the data throughput in next-generation communication systems, including multiple-input multiple-output (MIMO) networks, emerging 6G architectures, and beyond. However, system scaling inevitably increases hardware complexity, computational demands, and the challenges associated with digital signal processing (DSP). The physical limitations of electronic processors constrain computational throughput and increase DSP latency, creating a critical bottleneck. Photonic processors offer a compelling alternative, with inherent advantages of broad bandwidth, low loss, massive parallelism, and ultralow latency. Nevertheless, their scalability has been hindered by integration challenges, large device footprints, and on-chip multiplexing limits. Here, we present a scalable, monolithically integrated hybrid photonic processor that simultaneously leverages mode-division and wavelength-division multiplexing. The processor integrates adiabatic mode multiplexers, mode-selective microring resonators, and balanced multimode photodetectors on a single chip. We experimentally demonstrate real-time optical MIMO signal unscrambling at 5 Gb/s and radio frequency signal unjamming in phase-shift keying transmission, performed entirely in the analog optical domain with a processing latency of just 30 ps. This work opens a pathway toward energy-efficient, ultralow-latency processors for future wireless and optical communication networks.
Researchers present a scalable hybrid photonic processor that uses mode- and wavelength-division multiplexing to overcome electronic limits, demonstrating ultralow latency and real-time signal processing for next-generation communication networks.
Details
Wireless networks;
MIMO communication;
Signal generation;
Digital signal processing;
Microprocessors;
Phase shift keying;
Communication networks;
Energy efficiency;
Network latency;
Communications systems;
Computer applications;
Multiplexers;
Adiabatic;
Processors;
Photonics;
Digital signal processors;
Latency;
Real time;
Wavelength division multiplexing;
Radio signals
; Aadhi, A. 2
; Huang, Chaoran 3
; Tait, Alexander N. 4
; Shastri, Bhavin J. 1
1 Department of Physics, Engineering Physics & Astronomy, Centre for Nanophotonics, Queen’s University, Kingston, ON, Canada (ROR: https://ror.org/02y72wh86) (GRID: grid.410356.5) (ISNI: 0000 0004 1936 8331)
2 Department of Physics, Engineering Physics & Astronomy, Centre for Nanophotonics, Queen’s University, Kingston, ON, Canada (ROR: https://ror.org/02y72wh86) (GRID: grid.410356.5) (ISNI: 0000 0004 1936 8331); Optics and Photonics Centre, Indian Institute of Technology Delhi, New Delhi, India (ROR: https://ror.org/049tgcd06) (GRID: grid.417967.a) (ISNI: 0000 0004 0558 8755)
3 Department of Electronic Engineering, The Chinese University of Hong Kong, Hong Kong SAR, China (ROR: https://ror.org/00t33hh48) (GRID: grid.10784.3a) (ISNI: 0000 0004 1937 0482)
4 Smith Engineering, Electrical and Computer Engineering, Queen’s University, Kingston, ON, Canada (ROR: https://ror.org/02y72wh86) (GRID: grid.410356.5) (ISNI: 0000 0004 1936 8331)