It appears you don't have support to open PDFs in this web browser. To view this file, Open with your PDF reader
Abstract
The continuously intensifying demand for high-performance and miniaturized semiconductor devices has pushed the aggressive downscaling of field-effect transistors (FETs) design. However, the detrimental short-channel effects and the fundamental limit on the sub-threshold swing (SS) in FET have led to a drastic increase in static and dynamic power consumption. The operational limit of nanoscale transistors motivates the exploration of post-CMOS devices like Tunnel FET (TFET), having steeper SS and immunity toward short channel effects. Thus the field of nanoscale 2D-TFET has gained compelling attention in recent times. The nanoscale TFET, with two-dimensional (2D) semiconductor materials, has shown a significant improvement in terms of higher on-state current and lower sub-threshold swing. In this context, the review presented here has comprehensively covered the gradual development and present state-of-arts in the field of nanoscale 2D-TFET design. The relative merits and demerits of each class of 2D materials are identified, which sheds light on the specific design challenges associated with individual 2D materials. Subsequently, the potential device/material co-optimization strategies for the development of efficient TFET designs are highlighted. Next, the experimental development in 2D-TFET design is discussed, and specific synthesis/fabrication challenges for individual material systems are indicated. Finally, an extensive comparative performance study is presented between the simulated as well as experimentally reported potential 2D materials and state-of-the-art bulk material-based TFETs.
You have requested "on-the-fly" machine translation of selected content from our databases. This functionality is provided solely for your convenience and is in no way intended to replace human translation. Show full disclaimer
Neither ProQuest nor its licensors make any representations or warranties with respect to the translations. The translations are automatically generated "AS IS" and "AS AVAILABLE" and are not retained in our systems. PROQUEST AND ITS LICENSORS SPECIFICALLY DISCLAIM ANY AND ALL EXPRESS OR IMPLIED WARRANTIES, INCLUDING WITHOUT LIMITATION, ANY WARRANTIES FOR AVAILABILITY, ACCURACY, TIMELINESS, COMPLETENESS, NON-INFRINGMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. Your use of the translations is subject to all use restrictions contained in your Electronic Products License Agreement and by using the translation functionality you agree to forgo any and all claims against ProQuest or its licensors for your use of the translation functionality and any output derived there from. Hide full disclaimer
Details


1 Birla Institute of Technology and Science- Pilani, Hyderabad Campus, Department of Electrical and Electronics Engineering, Telangana, India (GRID:grid.418391.6) (ISNI:0000 0001 1015 3164); Birla Institute of Technology and Science- Pilani, Hyderabad Campus, Materials Center for Sustainable Energy & Environment, Telangana, India (GRID:grid.418391.6) (ISNI:0000 0001 1015 3164)
2 Dayalbagh Educational Institute, Department of Electrical Engineering, Agra, India (GRID:grid.417769.a) (ISNI:0000 0001 0708 8904)
3 C. V. Raman Global University, Department of Electronics & Telecommunication Engineering, Bhubaneswar, India (GRID:grid.418391.6)
4 University of Calcutta, Department of Electronic Science, Kolkata, India (GRID:grid.59056.3f) (ISNI:0000 0001 0664 9773); University of Calcutta, Center for Research in Nano-science and Nanotechnology, Kolkata, India (GRID:grid.59056.3f) (ISNI:0000 0001 0664 9773)