Content area
Full Text
http://crossmark.crossref.org/dialog/?doi=10.1007/s00034-014-9935-x&domain=pdf
Web End = http://crossmark.crossref.org/dialog/?doi=10.1007/s00034-014-9935-x&domain=pdf
Web End = Circuits Syst Signal Process (2015) 34:17251746
DOI 10.1007/s00034-014-9935-x
http://crossmark.crossref.org/dialog/?doi=10.1007/s00034-014-9935-x&domain=pdf
Web End = http://crossmark.crossref.org/dialog/?doi=10.1007/s00034-014-9935-x&domain=pdf
Web End = http://crossmark.crossref.org/dialog/?doi=10.1007/s00034-014-9935-x&domain=pdf
Web End = http://crossmark.crossref.org/dialog/?doi=10.1007/s00034-014-9935-x&domain=pdf
Web End = http://crossmark.crossref.org/dialog/?doi=10.1007/s00034-014-9935-x&domain=pdf
Web End = http://crossmark.crossref.org/dialog/?doi=10.1007/s00034-014-9935-x&domain=pdf
Web End = http://crossmark.crossref.org/dialog/?doi=10.1007/s00034-014-9935-x&domain=pdf
Web End = A CMOS Micro-power and Area Efcient Neural Recording and Stimulation Front-End for Biomedical Applications
Sami Ur Rehman Awais Mehmood Kamboh
Received: 6 June 2013 / Revised: 30 October 2014 / Accepted: 31 October 2014 / Published online: 2 December 2014 Springer Science+Business Media New York 2014
Abstract This paper presents an ultra-low power and small area analog front-end for an implantable multichannel neural signal recording and stimulation interface, to be used in wirelessly powered implantable Brain-Machine Interfaces. For a given functionality and performance, area, power, and noise-response are the three critical parameters that dene the suitability of a design for implantation. The three main components of a typical neural implant are the analog front-end, the digital processor, and the wireless data and power transceiver. Among them, neural front-end is the most power and area hungry module. This paper presents an 8-channel analog front-end prototype for simultaneous recording and stimulation, employing a novel architecture which signicantly improves power and area consumption of the chip over current state of the art. In contrast to published architectures, the multichannel recording path is centered on a single super-performing tunable gain-bandwidth amplier instead of employing a separate stand-alone amplier for each electrode. The resulting circuitry requires smaller area and less power compared to all previously published designs. Designed in 0.5m CMOS with VDD of 1.8V, the 8-channel recording path consume a total of 77W of power and a net area of 0.24mm2, allowing scalability to a high channel count. The stimulation path utilizes 8 stimulators, each employing an 8-bit multibias DAC with a current amplier to drive electrodeelectrolyte high impedance load. Each stimulator consumes full scale power of 224W and entire stimulation path occupies an area of 0.32mm2.
S. U. Rehman (B) A. M. Kamboh
Department of Electrical Engineering, School of Electrical Engineering and Computer Sciences, National University of Sciences and Technology, Islamabad, Pakistane-mail: [email protected]
A. M. Kambohe-mail: [email protected]
1726 Circuits Syst Signal Process (2015) 34:17251746
Keywords Filter amplier Dneural recording Neural stimulation Brainmachine
interface Electrode...