It appears you don't have support to open PDFs in this web browser. To view this file, Open with your PDF reader
Abstract
This paper addresses the issues of logical allocation state constraints, invalid state switching, and program redundancy in the software design process of the signal processor in the T-type three-level inverter. It combines the importance and advantages of modular thinking in software design to propose a solution method for software modularization based on functional analysis and hierarchical module division. The article presents simulation tests and experimental results of the software modularization of the T-type three-level inverter implemented based on FPGA/CPLD chips, validating the feasibility and effectiveness of this design approach.
You have requested "on-the-fly" machine translation of selected content from our databases. This functionality is provided solely for your convenience and is in no way intended to replace human translation. Show full disclaimer
Neither ProQuest nor its licensors make any representations or warranties with respect to the translations. The translations are automatically generated "AS IS" and "AS AVAILABLE" and are not retained in our systems. PROQUEST AND ITS LICENSORS SPECIFICALLY DISCLAIM ANY AND ALL EXPRESS OR IMPLIED WARRANTIES, INCLUDING WITHOUT LIMITATION, ANY WARRANTIES FOR AVAILABILITY, ACCURACY, TIMELINESS, COMPLETENESS, NON-INFRINGMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. Your use of the translations is subject to all use restrictions contained in your Electronic Products License Agreement and by using the translation functionality you agree to forgo any and all claims against ProQuest or its licensors for your use of the translation functionality and any output derived there from. Hide full disclaimer